# FaultSim: A Fast, Configurable Memory-Reliability Simulator for Conventional and 3D-Stacked Systems

19<sup>th</sup> Jan 2016 Prague, Czech Republic

Prashant Nair - Georgia Tech David Roberts - AMD Research Moinuddin Qureshi- Georgia Tech

Georgia Institute of Technology

# In both computers and humans, memory is perhaps the most important attribute, and the one most likely to fail

Tse-Yu Yeh (Apple)

# **IMPORTANCE OF MEMORY RELIBAILITY**

Memory system: one of the main cause of system failure

Memory reliability seen as major challenge for Exascale

High availability servers employ Chipkill or RAID

Increasing set of challenges for future memory systems:

- Weak bits from technology scaling
- Large granularity failures as common as bit failures
- New failure modes in DRAM (e.g. TSV faults in 3D)
- New failure modes from NVRAM (disturb, endurance)

Memory reliability continues to be an important concern

# HOW TO EVALUATE MEMORY RELIABILITY?

Fast and accurate simulators vital to compare effectiveness of different solutions



**Goal**: Accurately evaluate memory reliability across different systems & solutions, in less than one minute

# **TYPES OF MEMORY FAILURES**

DRAM devices can encounter faults during operation



Memory reliability evaluations must account for both transient failures as well as permanent failures

#### **GRANULARITY OF MEMORY FAILURES**

Failures occur at small and large granularities:

• Bit, Word, Column, Row, Bank, Multi-Bank



Single DRAM Die (Top View)

Memory reliability simulator should capture interaction of failures at different granularities

#### **REAL WORLD FAILURE RATE**



[SRIDHARAN+ SC'13]

Permanent faults >2x as likely as transient faults
 Large granularity faults as common as bit faults

# **COMPLEXITY IN FAULT INTERACTIONS WITH ECC**

Several techniques: SECDED, Chipkill, Sparing often used in combination with periodic Scrubbing



Complex interactions of techniques with fault modes and granularities  $\rightarrow$  How to evaluate effectiveness?

#### **ANALYTICAL MODELS FOR MEMORY RELIABILITY**

- Complex, Cumbersome, Changes with Fault Models
- A PRDC paper\* has nearly 3 page model for Chipkill





| and the second set of a single where the tensor set of the tensor set of the second set of the set of the second set of the set of the second set of the | 112 -   |     |
|--|---|-----|
| and concerned in a single scale metric sector varianted<br>$r_1(x) = e^{-N(\phi_x + \omega_x)\cdot x} \cdot r_1(x-1)^{n_x} +$  | 1197777   | il. |
| make concerning in a single with matrix can be calculated<br>$r_1(x) = e^{-N(\phi_x + \omega_x)\cdot x} \cdot r_1(x - 1)^{n_x} +$  | 11/1/12   | d   |
| same concernors in a single scrup increase on occaronand $r_1(x) = e^{-N(\phi_x + \omega_x) \cdot s} \cdot r_1(x-1)^{n_x} +$   | ITT   |     |
| $r_1(x) = e^{-N(\phi_x + \omega_x) \cdot x} \cdot r_1(x - 1)^{n_x} +$  |   |     |
| $r_1(x) = e^{-r_1(x-1)/2} \cdot r_1(x-1)/2 +$  | - (-)   |     |
| $n_T = -(N-1)(\Phi_T + \Omega_T)S_{TA} = -(\phi_T + \phi_T)S_{TA}$   | $r_1(x) = e^{-(N-1)(\Phi_x + \Omega_x)x} + r_1(x-1)^{n_x} + (\phi_x + \omega_x)s$ |     |

Small change in ECC  $\rightarrow$  Massive changes in the model

Use empirical evaluation instead of analytical models



#### ► WHY FAULTSIM?

# ► FAULTSIM: WHAT AND HOW?

#### FAULTSIM: LESS THAN 1 MINUTE

# ► FAULTSIM: APPLIED TO 3D MEMORY

SUMMARY

# FAULTSIM: A MONTE-CARLO FAULT SIMULATOR

FaultSim is written in C++. Configuration at command line or file



# **FAULTSIM OPERATION**

Divide system lifetime (7 years) into smaller interval (3 hours) Check for uncorrectable failures in every interval



FaultSim performs 20K\*1million interval simulations per chip for each fault type  $\rightarrow$  days of simulation time <sup>2</sup>

# **FAULTSIM: DATA STRUCTURES**

- Memory chips are organized as Fault Domains
- Fault Domain (FD) consists of Fault Ranges (FR)
- Each FR uses Address (ADDR) and Mask fields



<u>Space Efficient Representation</u>: Large + Small granularity faults use only one type of FR data structure

#### FAULT REPRESENTATION: EXAMPLE

Memory with 8 rows and 8 bits per row

- Fault ranges A, B and C (A and B intersect)
- Mask field: fault address bit *i* can be 0 or 1
- Address field: specific address bit values where Mask<sub>i</sub> == 0
- Faults intersection computed based on mask and address



#### **VALIDATION: WITH ANALYTICAL MODELS**



FaultSim closely follows the analytical model (within 2%)

# **RESULTS: SIMULATION TIME**

#### Time for a million trials with FaultSim

| REPAIR SCHEME | Simulation Time (Wall Clock) |
|---------------|------------------------------|
| SECDED        | 49.5 hours                   |
| ChipKill      | 49.2 hours                   |

FaultSim still has simulation time in the order of days How to we reduce this to less than a minute?



#### ► WHY FAULTSIM?

# ► FAULTSIM: WHAT AND HOW?

#### FAULTSIM: LESS THAN 1 MINUTE

# ► FAULTSIM: APPLIED TO 3D MEMORY

>SUMMARY

# **OBSERVATION: FEW FAULTS IN SYSTEM LIFETIME**

FaultSim consults random number generator at-least once during each interval (20K)

System with 2 DIMMs, 9 chips each, over 7 years

| Num. Faults Encountered (Total) | TRIALS |
|---------------------------------|--------|
| 0                               | 92.9%  |
| 1                               | 6.7%   |
| 2                               | 0.2%   |
| 3+                              | 0.2%   |

Can we consult random number generator in proportion to faults, instead of every time interval?

# **INSIGHT: COMPUTE DISTANCE TO NEXT FAULT**

The time between events in a process in which events occur continuously and independently at a constant average is **exponentially distributed** 

**Example:** Let the likelihood of a lottery ticket be a winner be 1/1000. We buy 5000 tickets. What is the likelihood of "X" winning tickets?

Naïve Method: Draw 5000 tickets, for each ticket check if it is winner

**Distance Method:** Compute distance to winning ticket using exponential distribution (avg=1000). Do until sum of distance > 5000.



# FAULTSIM: EVENT-BASED FAULT INJECTION

#### Event-Based Fault Injection: When is the next fault?



Time-Stamp of all faults computed at start of simulation. Simulation skips from one fault to another

Calls to random number reduced from 20K to 1 (or 2)

# **RESULTS: SIMULATION TIME**

#### Time for a million trials with FaultSim

| SCHEME                   | Simulation Time (Wall Clock) |
|--------------------------|------------------------------|
| SECDED (Interval Based)  | 49.5 hours                   |
| SECDED (Event Based)     | 34 seconds                   |
| ChipKill(Interval Based) | 49.2 hours                   |
| Chipkill (Event Based)   | 33 seconds                   |

FaultSim ~5000x faster with Event-Based Fault Injection  $\rightarrow$  reliability simulation in less than one minute



#### ► WHY FAULTSIM?

# ► FAULTSIM: WHAT AND HOW?

#### FAULTSIM: LESS THAN 1 MINUTE

# ► FAULTSIM: APPLIED TO 3D MEMORY

#### ➢SUMMARY

## **INCORPORATE NEW TECHNOLOGIES: 3D MEMORY**

Industry moving towards 3D DRAM for higher BW New failure modes due to Through-Silicon Via (TSV)



FaultSim can model new components like TSVs

# **CAPTURING THE EFFECT OF TSV FAULTS**

 Data TSV Fault Few Columns Faulty



TSVs faults manifested as column/bank failure

#### **USING FAULTSIM TO EVALUATE 3D MEMORY**

["Citadel", MICRO 2014]



FaultSim used to evaluate TSV sparing in 3D memory



#### ► WHY FAULTSIM?

# ► FAULTSIM: WHAT AND HOW?

#### FAULTSIM: LESS THAN 1 MINUTE

# ► FAULTSIM: APPLIED TO 3D MEMORY

#### ➢ SUMMARY

# SUMMARY

- Memory-Reliability is becoming increasing important and there is a need for evaluation tools
- We introduce FaultSim → An efficient and fast memory reliability simulator
- FaultSim uses event based simulation, efficient representation and quickly computable functions
- FaultSim enables evaluating memory-reliability within 2% of the analytical model
- FaultSim is ~ 5000x faster than interval-based Monte-Carlo simulator

## **OBTAINING AND RUNNING FAULTSIM**

# Clone it from github

\$git clone <a href="https://github.com/Prashant-GTech/FaultSim-A-Memory-Reliability-Simulator">https://github.com/Prashant-GTech/FaultSim-A-Memory-Reliability-Simulator</a>

#### Running FaultSim

./faultsim --help for a list of command line parameters

./faultsim --configfile configs/DIMM\_none.ini --outfile
out.txt