

Learning to Live with Errors


Architectural Solutions for Memory
Reliability at Extreme Scaling

Prashant J. Nair




MOORE'S LAW IN COMPUTING

Technology Scaling \rightarrow 2x transistors every ~ 2 years



MOORE'S LAW IN COMPUTING


Technology Scaling → 2x transistors every ~2 years



Improving the Performance of Computing Systems


MOORE'S LAW IN MEMORY SYSTEMS

Technology Scaling: A key driver for applications





MOORE'S LAW IN MEMORY SYSTEMS

Technology Scaling: A key driver for applications





DRAM Chip



Memory Modules

MOORE'S LAW IN MEMORY SYSTEMS

Technology Scaling: A key driver for applications




DRAM Chip


Memory Modules

Moore's Law is vital for High-Density Memories


MEMORY SCALING: VITAL FOR ALL DOMAINS



MEMORY SCALING: VITAL FOR ALL DOMAINS




EXASCALE COMPUTING PROJECT




Time

Source: AMD


MEMORY SCALING: VITAL FOR ALL DOMAINS




EXASCALE COMPUTING PROJECT




Source: AMD




MEMORY SCALING: VITAL FOR ALL DOMAINS



EXASCALE COMPUTING PROJECT




Source: AMD




Client, Server and IoT devices → Scalable Memories

CHALLENGES IN MEMORY SCALING



Source: Lim et al., ISCA 2009.


CHALLENGES IN MEMORY SCALING



Source: Lim et al., ISCA 2009.

Per-core DRAM capacity reduces by 30% every 2 years

CHALLENGES IN MEMORY SCALING





Source: Lim et al., ISCA 2009.




Per-core DRAM capacity reduces by 30% every 2 years

Moore's Law in Memory Systems → Scaling Wall



WHY IS DRAM SCALING DIFFICULT?




Aspect Ratio = H/b



WHY IS DRAM SCALING DIFFICULT?





Aspect Ratio = H/b




Source: S. J. Hong (Hynix), IEDM 2010

WHY IS DRAM SCALING DIFFICULT?






Aspect Ratio = H/b



Source: S. J. Hong (Hynix), IEDM 2010


WHY IS DRAM SCALING DIFFICULT?



High aspect ratio → Faulty cells (Scaling Faults)


RUNTIME FAULTS

Faults that happen while the machine is operating



DRAM Chip


TYPES OF RUNTIME FAULTS



DRAM Chip

Permanent Faults

TYPES OF RUNTIME FAULTS




DRAM Chip

Permanent Faults

Transient Faults

TYPES OF RUNTIME FAULTS




DRAM Chip

Permanent Faults

Transient Faults

TYPES OF RUNTIME FAULTS




DRAM Chip

Permanent Faults

Transient Faults

TYPES OF RUNTIME FAULTS




DRAM Chip

Permanent Faults

Transient Faults

TYPES OF RUNTIME FAULTS




DRAM Chip

Permanent Faults

Transient Faults

TYPES OF RUNTIME FAULTS




DRAM Chip

Permanent Faults

Transient Faults

TYPES OF RUNTIME FAULTS




DRAM Chip


Permanent Faults

Transient Faults

GRANULARITY OF FAULTS



GRANULARITY OF FAULTS



Two types of Runtime Faults @ Many Granularities

RUNTIME FAULTS ARE PERVASIVE



Efficient solutions to mitigate runtime failures

GOAL


- Hurdles for Moore's Law: Scaling & Runtime Faults
- Conventional techniques: Costly/Ineffective

GOAL


- Hurdles for Moore's Law: Scaling & Runtime Faults
- Conventional techniques: Costly/Ineffective

Ultra low-cost solutions to sustain Moore's Law in memories using architecture-level approaches


BROAD IMPACT AND SOLUTIONS




BROAD IMPACT AND SOLUTIONS




BROAD IMPACT AND SOLUTIONS



BROAD IMPACT AND SOLUTIONS




BROAD IMPACT AND SOLUTIONS



THIS TALK

ArchShield


ISCA-2013



DRAM

XED

ISCA-2016




ArchShield: Architectural Framework for Assisting DRAM Scaling By Tolerating High Error-Rates

ISCA-2013

Prashant Nair



Daehyun Kim

Moinuddin Qureshi




DRAM

PROBLEM: RELIABLE TECHNOLOGY SCALING



Aspect Ratio = H/b




TERMINOLOGY: ROW, LINE, AND WORD

Activate a Row of 8KB



TERMINOLOGY: ROW, LINE, AND WORD

Activate a Row of 8KB




Access a Cacheline of 64B

TERMINOLOGY: ROW, LINE, AND WORD

Activate a Row of 8KB



Access a Cacheline of 64B





TERMINOLOGY: ROW, LINE, AND WORD

Activate a Row of 8KB



Access a Cacheline of 64B




8 Bursts → **8 Words**
8B each

TERMINOLOGY: ROW, LINE, AND WORD

Activate a Row of 8KB




Access a Cacheline of 64B



8 Bursts → **8 Words**
8B each


Memory is accessed in 64B Cachelines → 8 Words

SCALING OPTION 1: ROW/COL SPARING



Spare Rows and Columns

SCALING OPTION 1: ROW/COL SPARING




Enable Spare Rows and Columns


Entire row or column sacrificed for a few faulty cells

SCALING OPTION 1: ROW/COL SPARING


DRAM Chip



Sub-10 nm



DRAM Chip




Error-Rate: 100ppm


Enable Spare Rows and Columns

SCALING OPTION 1: ROW/COL SPARING


DRAM Chip



Sub-10 nm



DRAM Chip




Enable Spare Rows and Columns


Error-Rate: 100ppm

SCALING OPTION 1: ROW/COL SPARING


DRAM Chip



Sub-10 nm



DRAM Chip




Enable Spare Rows and Columns

Error-Rate: 100ppm

Row/Column sparing has large area overheads


SCALING OPTION 2: ECC-DIMM

Single Error Correct Double Error Detect (SECDED)



SCALING OPTION 2: ECC-DIMM

Single Error Correct Double Error Detect (SECDED)




Corrects single-bit fault in each word (8 Bytes)

For 8GB DIMM → 1 Billion words

SCALING OPTION 2: ECC-DIMM


Single Error Correct Double Error Detect (SECDED)



Examining all the words...

SCALING OPTION 2: ECC-DIMM

Single Error Correct Double Error Detect (SECDED)




High chance of two faults in at least one word

Birthday Paradox

SCALING OPTION 2: ECC-DIMM

Single Error Correct Double Error Detect (SECDED)



High chance of two faults in at least one word


Birthday Paradox

8GB DIMM → 1 billion words = N

*Expected faults till double-fault = $1.25 * \text{Sqrt}(N) = 40\text{K faults}$ → 0.5 ppm*

SCALING OPTION 2: ECC-DIMM

Single Error Correct Double Error Detect (SECEDED)



High chance of two faults in at least one word

Birthday Paradox


8GB DIMM → 1 billion words = N

*Expected faults till double-fault = $1.25 * \text{Sqrt}(N) = 40K \text{ faults}$ → 0.5 ppm*

SECEDED alone cannot protect against scaling faults

SCALING OPTION 3: STRONG ECC


Strong ECC are robust, but complex and costly



Memory requests incur encoding/decoding latency

SCALING OPTION 3: STRONG ECC

Strong ECC are robust, but complex and costly




Memory requests incur encoding/decoding latency

Bit Error Rate (BER) of 100 ppm: ECC-4 → 50% storage overhead

SCALING OPTION 3: STRONG ECC

Strong ECC are robust, but complex and costly




Memory requests incur encoding/decoding latency

Bit Error Rate (BER) of 100 ppm: ECC-4 → 50% storage overhead

Strong ECC are inefficient for tolerating errors


DISSECTING FAULT PROBABILITIES

At BER of 10^{-4} (100ppm)



DISSECTING FAULT PROBABILITIES

At BER of 10^{-4} (100ppm)




Proportion of Words (8 Bytes)

Most faults are 1-bit: Exploit skew in probability


ARCHSHIELD: AN OVERVIEW

Inspired from SSDs to handle high rates of errors



ARCHSHIELD: AN OVERVIEW


Inspired from SSDs to handle high rates of errors



Use Replication Area and Fault-Map to handle faults

FAULTS: RUNTIME TESTING & CLASSIFICATION


During the first bootup, runtime testing is performed
Each 8B word gets classified into one of three types:



Faulty cell information: *Stored in hard drive for future use*

FAULTS: RUNTIME TESTING & CLASSIFICATION

During the first bootup, runtime testing is performed
Each 8B word gets classified into one of three types:




Faulty cell information: *Stored in hard drive for future use*

Identifies the faulty cells & decides type of correction


EXPOSE FAULTS USING A FAULT-MAP

A **map** to keep track of all words



EXPOSE FAULTS USING A FAULT-MAP

A **map** to keep track of all words




Fault-Map identifies faulty vs non-faulty words

FAULT-MAP: INFORMATION AND OVERHEAD

4bits (2-bits replicated) per **8B word**



00 → *No Fault*
01 → *Single Bit-Fault*
11 → *Multi-Bit Fault*



FAULT-MAP: INFORMATION AND OVERHEAD

4bits (2-bits replicated) per **8B word**



00 → No Fault
01 → Single Bit-Fault
11 → Multi-Bit Fault



FAULT-MAP: INFORMATION AND OVERHEAD

4bits (2-bits replicated) per **8B word**

- 00 → No Fault
- 01 → Single Bit-Fault
- 11 → Multi-Bit Fault





Per-word Fault-Map has an overhead of 6.4%

FAULT-MAP: INFORMATION AND OVERHEAD

4bits (2-bits replicated) per **64B cacheline**



00 → No Fault
01 → Single Bit-Fault
11 → Multi-Bit Fault



FAULT-MAP: INFORMATION AND OVERHEAD


4bits (2-bits replicated) per **64B cacheline**

- 00 → No Fault
- 01 → Single Bit-Fault
- 11 → Multi-Bit Fault



Per-line Fault-Map has an overhead of 0.8%


FAULT-MAP: OPERATION




FAULT-MAP: OPERATION




FAULT-MAP: OPERATION



FAULT-MAP: OPERATION



FAULT-MAP: OPERATION




Remove two lookups

FAULT-MAP: OPERATION

Caching Fault-Map for Performance


Request 1 →



Last-Level Cache


FAULT-MAP: OPERATION

Caching Fault-Map for Performance




FAULT-MAP: OPERATION

Caching Fault-Map for Performance



FAULT-MAP: OPERATION


Caching Fault-Map for Performance



Cache Fault-Map line → Information of 128 lines


KEEP REPLICAS OF FAULTY WORDS

Valid data from faulty words are stored in replicas




KEEP REPLICAS OF FAULTY WORDS

Valid data from faulty words are stored in replicas



KEEP REPLICAS OF FAULTY WORDS


Valid data from faulty words are stored in replicas



Replication area stores valid data of faulty words


ARCHITECTING THE REPLICATION AREA

Replicas → Anywhere in a contiguous replication area




ARCHITECTING THE REPLICATION AREA

Replicas → Anywhere in a contiguous replication area




ARCHITECTING THE REPLICATION AREA

Replicas → Anywhere in a contiguous replication area




ARCHITECTING THE REPLICATION AREA

Replicas → Anywhere in a contiguous replication area




ARCHITECTING THE REPLICATION AREA

Replicas → Anywhere in a contiguous replication area




~8 Million Entries



Looking up a Large Table → High Latency


ARCHITECTING THE REPLICATION AREA

Replicas → Anywhere in a contiguous replication area



ARCHITECTING THE REPLICATION AREA


Replicas → Anywhere in a contiguous replication area



Looking up the Replication Area → High Latency


ARCHITECTING THE REPLICATION AREA

Taking inspiration from Hash-Tables



ARCHITECTING THE REPLICATION AREA


Taking inspiration from Hash-Tables



Hash-Table Lookup → Low Latency


ARCHITECTING THE REPLICATION AREA

A Set Associative Area (Like a Hash Table)



ARCHITECTING THE REPLICATION AREA


A Set Associative Area (Like a Hash Table)



Set-Associative Structure → Low Latency


ARCHITECTING THE REPLICATION AREA

Set Associative: May not handle all faulty words




ARCHITECTING THE REPLICATION AREA

Set Associative: May not handle all faulty words




ARCHITECTING THE REPLICATION AREA

Set Associative: May not handle all faulty words



ARCHITECTING THE REPLICATION AREA


Set Associative: May not handle all faulty words



Set-Associative Structure → Can Overflow


ARCHITECTING THE REPLICATION AREA

Taking inspiration from Hash-Tables with Chaining



ARCHITECTING THE REPLICATION AREA


Taking inspiration from Hash-Tables with Chaining



Hash-Table with Chaining → Mitigates Overflows


HANDLE SKEWS IN THE REPLICATION AREA

Provision Overflow Sets





HANDLE SKEWS IN THE REPLICATION AREA

Provision Overflow Sets





Overflow Sets handle skews in the Replication Area

ARCHSHIELD: RESULTS





ARCHSHIELD: RESULTS



	<i>Replication Area</i>	<i>Fault-Map</i>
Area Overheads	3.2%	0.8%

ARCHSHIELD: RESULTS



	<i>Replication Area</i>	<i>Fault-Map</i>
Area Overheads	3.2%	0.8%

Tolerates 200x higher BER with only 1% slowdown


XED: Exposing On-Die Error Detection Information for Strong Memory Reliability

ISCA-2016

Prashant Nair

Vilas Sridharan



Moinuddin Qureshi




ON-DIE ECC: MITIGATE SCALING FAULTS

Vendors plan to use “On-Die ECC”


- Fix scaling faults transparently
- Good DIMM with bad chips (yield)
- Part of new DDR standards



ON-DIE ECC: MITIGATE SCALING FAULTS



ON-DIE ECC: MITIGATE SCALING FAULTS




On-Die ECC fixes scaling faults invisibly

MITIGATING RUNTIME FAULTS

Runtime faults

Fault Mode	Transient Fault Rate (FIT)	Permanent Fault Rate (FIT)
Bit	14.2	18.6

**ECC-DIMM
(9-Chips)**




MITIGATING RUNTIME FAULTS

Runtime faults

- Chip faults common
- Need strong ECC


Fault Mode	Transient Fault Rate (FIT)	Permanent Fault Rate (FIT)
Bit	14.2	18.6
Word	1.4	0.3
Column	1.4	5.6
Row	0.2	8.2
Bank	0.8	10
*Total	18	42.7



MITIGATING RUNTIME FAULTS

Runtime chip faults → Chipkill (strong ECC)

18 DRAM Chips



Cost: 18 Chips, Performance and Power Inefficient


GOAL

- Get “Chipkill-level” reliability with only 9 Chips
- Use On-Die ECC to enable Low-Cost Chipkill

XED: RE-PROVISION ON-DIE

On-Die Error Correction Code

	Corrects?
Single-Bit Failures	✓
Chip Failures	✗




XED: RE-PROVISION ON-DIE

On-Die Error Strong Detection
+
Correction Code

	Corrects?	Detects?
Single-Bit Failures	✓	✓
Chip Failures	✗	✓ (99.9%)

CRC-8 ATM-code instead of Hamming-code



On-Die ECC can detect chip-failures


XED: RE-PROVISION ON-DIE ECC → RAID-3

Expose On-Die Error Detection → Chipkill with 9 Chips




XED: RE-PROVISION ON-DIE ECC → RAID-3

Expose On-Die Error Detection → Chipkill with 9 Chips




XED: RE-PROVISION ON-DIE ECC → RAID-3

Expose On-Die Error Detection → Chipkill with 9 Chips




XED: RE-PROVISION ON-DIE ECC → RAID-3

Expose On-Die Error Detection → Chipkill with 9 Chips




EXPOSE ON-DIE ERROR INFORMATION

OPTION 1: Use additional wires




EXPOSE ON-DIE ERROR INFORMATION

OPTION 1: Use additional wires



EXPOSE ON-DIE ERROR INFORMATION

OPTION 1: Use additional wires



EXPOSE ON-DIE ERROR INFORMATION

OPTION 1: Use additional wires



Incompatible with DDR memory standards


Needs a new protocol

Worse for pin-constrained future systems!

Memory Controller


EXPOSE ON-DIE ERROR INFORMATION

OPTION 2: Use additional burst/transaction



EXPOSE ON-DIE ERROR INFORMATION

OPTION 2: Use additional burst/transaction



EXPOSE ON-DIE ERROR INFORMATION

OPTION 2: Use additional burst/transaction




Additional 12.5% to 100% bandwidth overheads
Performance and Power Inefficient



EXPOSE ON-DIE ERROR INFORMATION

OPTION 2: Use additional burst/transaction



Additional 12.5% to 100% bandwidth overheads


Performance and Power Inefficient



Expose On-Die error detection with minor changes


XED: ON-DIE ERROR INFORMATION FOR FREE

On detecting an error, the DRAM chip sends a 64-bit “Catch-Word” (CW) instead of data



XED: ON-DIE ERROR INFORMATION FOR FREE

On detecting an error, the DRAM chip sends a 64-bit “Catch-Word” (CW) instead of data



XED: ON-DIE ERROR INFORMATION FOR FREE

On detecting an error, the DRAM chip sends a 64-bit “Catch-Word” (CW) instead of data



Chips provisioned with a unique Catch-Word

No additional wires/bandwidth overheads


Compatible with existing memory protocols

Memory Controller

64-bit Catch-Words identify the faulty chip

WHY CATCH-WORDS WORK: SCENARIO-1


Catch Word (CW) \neq Valid Data (D2)



WHY CATCH-WORDS WORK: SCENARIO-1

Catch Word (CW) \neq Valid Data (D2)


Then $\rightarrow PA \neq D0 \oplus D1 \oplus CW \oplus \dots \oplus D7$



WHY CATCH-WORDS WORK: SCENARIO-1

Catch Word (CW) \neq Valid Data (D2)


Then \rightarrow PA \neq D0 \oplus D1 \oplus CW \oplus ... \oplus D7



PA

WHY CATCH-WORDS WORK: SCENARIO-2


Catch Word (CW) = Valid Data (D2)



WHY CATCH-WORDS WORK: SCENARIO-2

Catch Word (CW) = Valid Data (D2) [*Collision*]


Then $\rightarrow PA = D0 \oplus D1 \oplus CW \oplus \dots \oplus D7$



WHY CATCH-WORDS WORK: SCENARIO-2

Catch Word (CW) = Valid Data (D2) [*Collision*]

Then $\rightarrow PA = D0 \oplus D1 \oplus CW \oplus \dots \oplus D7$



Catch-Word collision: Doesn't affect correctness

CATCH-WORD COLLISIONS: NOT A PROBLEM

- A chip stores 64 bits/cache-line $\rightarrow 2^{64}$ combinations

CATCH-WORD COLLISIONS: NOT A PROBLEM


- A chip stores 64 bits/cache-line $\rightarrow 2^{64}$ combinations
- Even a 16Gb chip has only 2^{28} cachelines

CATCH-WORD COLLISIONS: NOT A PROBLEM

- A chip stores 64 bits/cache-line $\rightarrow 2^{64}$ combinations
- Even a 16Gb chip has only 2^{28} cachelines
- Nearly $2^{63.99}$ data combinations free!


CATCH-WORD COLLISIONS: NOT A PROBLEM

- A chip stores 64 bits/cache-line $\rightarrow 2^{64}$ combinations
- Even a 16Gb chip has only 2^{28} cachelines
- Nearly $2^{63.99}$ data combinations free!



CATCH-WORD COLLISIONS: NOT A PROBLEM

- A chip stores 64 bits/cache-line $\rightarrow 2^{64}$ combinations
- Even a 16Gb chip has only 2^{28} cachelines
- Nearly $2^{63.99}$ data combinations free!



The catch-word will most likely not collide

EVALUATION


USIMM : 8 Cores, 4 Channels, 2 Ranks, 8 Banks

FaultSim*: Memory Reliability Simulator

- Real World Fault Data
- 7 year system lifetime,
- Billion Monte-Carlo Trials
- Metric: Probability of System Failure
- Scaling Fault-Rate: 10^{-4}


RESULTS: RELIABILITY

XED vs Commercial ECC schemes




RESULTS: RELIABILITY

XED vs Commercial ECC schemes




XED provides 172x higher reliability

RESULTS: PERFORMANCE AND EDP



Lower the better



Lower the better

**XED enables Chipkill with a single DIMM
Significant performance & power benefits**

SUMMARY

MEMORY SYSTEMS AND MOORE'S LAW

- Hurdles for Moore's Law: Scaling & Runtime Faults

MEMORY SYSTEMS AND MOORE'S LAW

- Hurdles for Moore's Law: Scaling & Runtime Faults
- Current techniques are costly/ineffective

MEMORY SYSTEMS AND MOORE'S LAW

- Hurdles for Moore's Law: Scaling & Runtime Faults
- Current techniques are costly/ineffective

Low-cost architectural techniques can enable reliable and scalable memory systems → Sustain Moore's Law

MEMORY SYSTEMS AND MOORE'S LAW


- Hurdles for Moore's Law: Scaling & Runtime Faults
- Current techniques are costly/ineffective

Low-cost architectural techniques can enable reliable and scalable memory systems → Sustain Moore's Law

- **100-1000x** higher reliability with minimal overheads


AREAS INVESTIGATED

Published in ISCA, MICRO, ASPLOS, HPCA, DSN, HiPEAC and CAL




AREAS INVESTIGATED

Published in ISCA, MICRO, ASPLOS, HPCA, DSN, HiPEAC and CAL




AREAS INVESTIGATED

Published in ISCA, MICRO, ASPLOS, HPCA, DSN, HiPEAC and CAL




AREAS INVESTIGATED

Published in ISCA, MICRO, ASPLOS, HPCA, DSN, HiPEAC and CAL




AREAS INVESTIGATED

Published in ISCA, MICRO, ASPLOS, HPCA, DSN, HiPEAC and CAL




AREAS INVESTIGATED

Published in ISCA, MICRO, ASPLOS, HPCA, DSN, HiPEAC and CAL



AREAS INVESTIGATED


Published in ISCA, MICRO, ASPLOS, HPCA, DSN, HiPEAC and CAL



FUTURE RESEARCH VECTORS


RESEARCH VECTOR: HYBRID MEMORY SYSTEM

Reliability and Performance Optimizations




RESEARCH VECTOR: RELIABILITY + SECURITY

Low-cost reliability for memory systems that implement security



RESEARCH VECTOR: OPTIMIZED IoT

IoT optimizations by using codes to save power and provide security



RESEARCH VECTOR: CROSS-STACK STRATEGIES

Programming Languages


Algorithms

Compilers

Operating Systems

Architecture

Devices



Reliability	Performance
TACO-2015 MICRO-2014 ISCA-2013 ISCA-2016	HPCA-2015 ISCA 2017 HPCA-2016
Power	Security
HPCA 2013 and DSN 2015 Low-Power Mobile Memories Optimize DRAM Refresh DSN-2015	ASPLOS-2015 CAL-2015 Row-Hammer Efficient Non-Volatile Memory Encryption DRAM Cache Compression

RESEARCH VECTOR: CROSS-STACK STRATEGIES

Programming Languages

Algorithms


Compilers

Operating Systems



Architecture

Devices

100-1000x Benefits



RESEARCH VECTOR: CROSS-STACK STRATEGIES



RESEARCH VECTOR: CROSS-STACK STRATEGIES

Programming Languages


Algorithms

Compilers


Operating Systems

Architecture

Devices



1. PL support for efficient check-pointing



RESEARCH VECTOR: CROSS-STACK STRATEGIES

Programming Languages


Algorithms

Compilers


Operating Systems

Architecture

Devices



- 1. PL support for efficient check-pointing
- 2. Better Fault Resilient Algorithms



RESEARCH VECTOR: CROSS-STACK STRATEGIES

Programming Languages


Algorithms

Compilers


Operating Systems

Architecture

Devices



- 1. PL support for efficient check-pointing
- 2. Better Fault Resilient Algorithms
- 3. Strong systems with OS-level reliability



RESEARCH VECTOR: CROSS-STACK STRATEGIES

Programming Languages


Algorithms

Compilers


Operating Systems

Architecture

Devices




1. PL support for efficient check-pointing
2. Better Fault Resilient Algorithms
3. Strong systems with OS-level reliability



Unlock more benefits with cross-stack solutions

RESEARCH VECTOR: QUANTUM COMPUTERS


Enabling Practical and Scalable Quantum Computers



Quantum Substrate has a high error-rate

RESEARCH VECTOR: QUANTUM COMPUTERS


Enabling Practical and Scalable Quantum Computers



Quantum Substrate has a high error-rate

RESEARCH VECTOR: QUANTUM COMPUTERS


Enabling Practical and Scalable Quantum Computers



Quantum Substrate has a high error-rate

RESEARCH VECTOR: QUANTUM COMPUTERS


Enabling Practical and Scalable Quantum Computers



Quantum Substrate has a high error-rate

RESEARCH VECTOR: QUANTUM COMPUTERS


Enabling Practical and Scalable Quantum Computers



1000x higher bandwidth overhead due to error correction


RESEARCH VECTOR: QUANTUM COMPUTERS

Enabling Practical and Scalable Quantum Computers







RESEARCH VECTOR: QUANTUM COMPUTERS

Enabling Practical and Scalable Quantum Computers






Ways to delegate ECC near the quantum substrate

COLLABORATORS






THANK YOU

Always welcome to reach out to me at pnair6@gatech.edu



THANK YOU

Always welcome to reach out to me at pnair6@gatech.edu



BACKUP

Reducing Read Latency of Phase Change Memory via Early Read and Turbo Read


HPCA-2015

Prashant Nair

Chia-Chen Chou

Bipin Rajendran

Moinuddin Qureshi




Performance

*“Low-Latency
Non-Volatile memories
using Error Codes”*


EARLY & TURBO READ: VARIABILITY IN PCM

- Low (SET) and High (RESET) resistance states



EARLY & TURBO READ: VARIABILITY IN PCM


- Low (SET) and High (RESET) resistance states



- Cell states are compared to reference resistance

EARLY & TURBO READ: VARIABILITY IN PCM


- Low (SET) and High (RESET) resistance states



- Cell states are compared to reference resistance
- The states correspond to binary values of 0 and 1

EARLY & TURBO READ: VARIABILITY IN PCM


- Low (SET) and High (RESET) resistance states




- Cell states are compared to reference resistance
- The states correspond to binary values of 0 and 1

The read latency of PCM depends on value of R_{ref}


EARLY & TURBO READ: SENSING EARLIER



EARLY & TURBO READ: SENSING EARLIER




EARLY & TURBO READ: SENSING EARLIER



EARLY & TURBO READ: SENSING EARLIER




Errors are Unidirectional



EARLY & TURBO READ: SENSING EARLIER



Errors are Unidirectional




Detect with Berger Code, Retry on error



EARLY & TURBO READ: SENSING EARLIER




Errors are Unidirectional



Detect with Berger Code, Retry on error

Read latency 30%  \rightarrow Performance 26% 

BIRTHDAY PROBLEM





MTTF: XED VS CHIPKILL

2-Chip Failures



XED (9-chips)

FAILED



Chipkill (18-chips)

FAILED





MTTF: XED VS CHIPKILL

2-Chip Failures



XED (9-chips)

FAILED



Chipkill

FAILED





MTTF: XED VS CHIPKILL

2-Chip Failures



XED (9-chips)

PASSED



Chipkill

FAILED





MTTF: XED VS CHIPKILL

2-Chip Failures → Extend to Multi-Chip Failures



XED (9-chips)

PASSED



Chipkill

FAILED




SDC AND DUE

SDC AND DUE RATE OF XED

Source of Vulnerability	Rate over 7 years
XED: Scaling-Related Faults	No SDC or DUE
XED: Row/ Column/ Bank Failure	1.4×10^{-13} (SDC)
XED: Word Failure	6.1×10^{-6} (DUE)
Data Loss from Multi-Chip Failures	5.8×10^{-4}

ADDITIONAL BURST/TRANSACTION



XED VS LOT-ECC

