Morphable Counters: Enabling Compact Integrity Trees for Low-Overhead Secure Memories

MICRO-2018

Gururaj Saileshwar¹

Prashant Nair¹

Prakash Ramrakhyani²


Wendy Elsasser²

Jose Joao² Moinuddin Qureshi¹







Unauthorized Reads





Unauthorized Reads














Replay Attack Protection with Integrity-Trees




Replay Attack Protection with Integrity-Trees




Replay Attack Protection with Integrity-Trees








Encryption Counters












Goal: Pack more Counters per Cacheline for Low-Overhead Integrity Trees



1. VAULT - Taassori et al., ASPLOS, 2018.

Goal: Pack more Counters per Cacheline for Low-Overhead Integrity Trees




Introduction

Background and Motivation


- Design
- Results

Naïve Counters

512 bit cache line




Split Counters¹ (Share Significant Bits)




Split Counters¹ (Share Significant Bits)






1. Yan et al., ISCA, 2006

Split Counters¹ (Share Significant Bits)



7-bit Minor Counters Can Overflow

Split Counters¹ (Share Significant Bits)



7-bit Minor Counters Can Overflow


Increment shared Major counter



Changes values of ALL counters!

1. Yan et al., ISCA, 2006

Split Counters¹ (Share Significant Bits)




7-bit Minor Counters Can Overflow

Increment shared Major counter



1. Re-encrypt 64 Data Lines (128 reads/writes)

Split Counters¹ (Share Significant Bits)




7-bit Minor Counters Can Overflow

Increment shared Major counter Major counter

- 1. Re-encrypt 64 Data Lines (128 reads/writes)
- 2. Update 64 Hashes (128 reads/writes)

Split Counters¹ (Share Significant Bits)



7-bit Minor Counters Can Overflow


Increment shared Major counter


<u>Changes values</u> of ALL counters!


1. Re-encrypt 64 Data Lines (128 reads/writes)

2. Update 64 Hashes (128 reads/writes)


Trade-off: Packing more Counters vs Overflow Updates !









Performance Increases, then Decreases!




Performance Increases, then Decreases!







Performance Increases, then Decreases!




Benefits (counter accesses),



Performance Increases, then Decreases!



Benefits (counter accesses), outweighed by costs (overflows)



Goal: Pack more counters/cacheline, but fewer overflows !




Introduction

Background and Motivation


• Design

Results

Analysis of Counter Overflows




Analysis of Counter Overflows




Fraction of Counter Cacheline Used

Analysis of Counter Overflows



Analysis of Counter Overflows



Fraction of Counter Cacheline Used

<u>Insight</u>: Bimodal pattern in overflows → <u>Morphable Counters</u> with customized formats to reduce overflows

512-bit Counter Cacheline

Major Counter Minor Counters (384-bit) Hash

Insight: When few counters non-zero, allocate bits only to them

512-bit Counter Cacheline

Major Counter Minor Counters (384-bit) Hash





Major Counter Minor Counters (384-bit) Hash


	128-bit	256-bit
	Bit Vector	Counters
ZCC	Is-NZ?	Non-Zero



ZCC	Is-NZ? Bit Vector	Non-Zero Counters		Non-Zero Counters	Counter Size
	128-bit	256-bit	-		16-bits/ctr

<=32 ctrs

8-bits/ctr





ZCC (<= 64 non-zero ctrs)	Is-NZ? Bit Vector 128-bit	Non-Zero Counters 256-bit	Non-Zero Counters	Size
			 <=16 ctrs	16-bits/ctr
Uniform (>64 non-zero ctrs)	128 x 3-b	oit Counters	<=32 ctrs	8-bits/ctr

ZCC provides large overflow-tolerant counters, when less than 25% counters are used out of 128

Major	Minor Counter	Effective Value =
Counter	(3-bit)	(Major + Minor)

	Major	Minor Counter	Effective Value =
	Counter	(3-bit)	(Major + Minor)
Overflowing Minor Co	unter 100	5 6 🚷 7	105 106 🕕 107

	Major Counter	Minor Counter (3-bit)	Effective Value = (Major + Minor)
Overflowing Minor Counter	100	5 6 🚷 7	105 106 🕕 107
Reset Counters (Existing Design)	108	0 0 0 0	108 108 108 108

Instead of conventional (Major II Minor)

	Major Counter	Minor Counter (3-bit)	Effective Value = (Major + Minor)
Overflowing Minor Counter	100	5 6 🚷 7	105 106 🕕 107
Reset Counters (Existing Design)	108	0 0 0 0	108 108 108 108

<u>Counters changed</u> <u>– re-encryption needed</u>


	Major Counter	Minor Counter (3-bit)	Effective Value = (Major + Minor)
Overflowing Minor Counter	100	5 6 🚷 7	105 106 🕕 107
Rebase Counters (Avoid Overflow)	105	0 1 3 2	105 106 108 107

Instead of conventional (Major II Minor)

Maj Coun			or ((3-l	Coun bit)	ter	Effective Value = (Major + Minor)
Overflowing Minor Counter)	5	6	8	7	105 106 🕕 107
Rebase Counters (Avoid Overflow) 45 105	5	0	1	3	2	105 106 108 107


Add smallest minor counter

Instead of conventional (Major II Minor)



Add smallestSubtract thatminor countervalue from all


Instead of conventional (Major II Minor)



Add smallestSubtract thatminor countervalue from all

<u>No change;</u> No re-encryption;

Instead of conventional (Major II Minor)



Add smallest S minor counter V

Subtract that value from all

<u>No change;</u> <u>No re-encryption;</u>

Rebasing avoids counter overflow and overheads, when all counters used




Introduction


Background and Motivation


Design







Overflow Frequency












MorphCtr-128 packs 2x Counters / Cacheline, Still, 1.6x Fewer Overflows vs SC-64







Note: 4 Cores, 8MB LLC, 16GB Secure Memory, 128KB Dedicated Counter Cache



MorphCtr-128 reduces counter accesses, without a bloat in overflow updates





Storage Benefits

Configuration	Encryption Counter Storage
VAULT	1.6%
SC-64	1.6%
MorphCtr-128	0.8%

Storage Benefits

Configuration	Encryption Counter Storage
VAULT	1.6%
SC-64	1.6%
MorphCtr-128	0.8%

Encryption counter storage reduced by 2X,

Storage Benefits

	Encryption Counter	Integrity-Tree				
Configuration	Storage	Storage	Levels Accessed (From Memory)			
VAULT	1.6%	0.050%	4			
SC-64	1.6%	0.025%	3			
MorphCtr-128	0.8%	0.006%	2			

Encryption counter storage reduced by 2X, Integrity-tree size reduced by 4x vs Baseline, 8.5X vs VAULT

Morphable Counters → reducing overheads of secure memory

- *Morphable Counters* → reducing overheads of secure memory
- 2x Compact & 1.6x Less Overflow-Rate vs Split Counters

- *Morphable Counters* → reducing overheads of secure memory
- 2x Compact & 1.6x Less Overflow-Rate vs Split Counters
- For Practically Free → Only Encoding Change, No Loss in Security

- *Morphable Counters* → reducing overheads of secure memory
- 2x Compact & 1.6x Less Overflow-Rate vs Split Counters
- For Practically Free → Only Encoding Change, No Loss in Security
- Closed 1/3rd gap between State-of-the-Art & Non-Secure
 - 13.5% Speedup with 8.5x Smaller Integrity-Tree than VAULT

- *Morphable Counters* → reducing overheads of secure memory
- 2x Compact & 1.6x Less Overflow-Rate vs Split Counters
- For Practically Free → Only Encoding Change, No Loss in Security
- Closed 1/3rd gap between State-of-the-Art & Non-Secure
 - 13.5% Speedup with 8.5x Smaller Integrity-Tree than VAULT

Thank You! Questions?